Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
M
mfang2.0
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
92
Issues
92
List
Boards
Labels
Service Desk
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
魔方Web开发组
mfang2.0
Issues
#227
Closed
Open
Opened
Sep 15, 2021
by
mengxiangchen
@mengxiangchen
Options
Report abuse
New issue
Report abuse
New issue
[bug]时钟树:ADC选择PLL输入,默认频率不对
问题描述
打开PLL
ADC时钟切换为PLL
ADC显示
32MHz
,应该为
48MHz
# 问题描述 1. 打开PLL 2. ADC时钟切换为PLL 3. ADC显示**32MHz**,应该为**48MHz**
👍
0
👎
0